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INTRODUCTION
Nonlinear circuits are widely applied in signal processing and communication systems, particularly for adaptive gain control, sensor conditioning, and bio-inspired computing. It is generally perceived that analog VLSI signal processing is most effective when the precision is not crucially required [9] . Implementing nonlinear functions in analog-mixed signal circuits will thus be promising and appealing, if the circuits can be made simple and easy to implement and if the drawback of poor accuracy is not critical in circuit operation or the errors can be corrected.
Research on nonlinear circuits has three fundamental topic areas, namely nonlinear circuit analysis, nonlinear circuit synthesis and nonlinear device modeling [2] . Talking about the design of nonlinear circuits, one would think of nonlinear circuit synthesis.
More particularly, many synthesis methods are based on a piecewise linear approximation that has been studied and applied for decades [1] [6] [7] . The devices employed in the synthesis have been evolving over the period, but the principle remains valid and useful. Nevertheless, two facts in the technology evolution should be noted and can be explored. The first fact is that the devices used in integrated circuits are all nonlinear, not the mixture of linear and linearized ones. The second fact is that the research in the area of nonlinear device modeling and circuit simulation has been progressed enormously [8] , facilitating the designs of both linear and nonlinear circuits. Hence, we propose a "piecewise nonlinear" approach to the nonlinear circuit design. It is to approximate a target nonlinear transfer function by a combination of nonlinear pieces. If these pieces can be generated easily with a small number of devices and then be merged smoothly, the piecewise nonlinear approach will make the nonlinear circuit design and implementation very cost-effective to achieve a good performance.
The work presented in this paper aims at designing circuits having nonlinear current transfer characteristics. This kind of circuits can be conveniently applied in adaptive biasing units, optical sensor systems, and current-mode circuits. The paper is organized as follows. In Section 2, the proposed piecewise nonlinear approach is presented. It describes the principle on which the design approach is based, the basic structures to be used for the modulation of nonlinear current transfer functions, and the possibility of using a single basic analog building block to produce multiple nonlinear pieces to form a well defined function. In Section 3, a good number of design examples are presented to demonstrate how the approach can be applied with variations to implement different nonlinear functions. The description of each of the design examples is immediately followed by the results of the simulation validating the function. The summary of the proposed approach and its applications in the nonlinear circuit design is found in Section 4.
PIECEWISE NONLINEAR APPROACH AND THE BASIC STRUCTURES FOR NONLINEAR CURRENT TRANSFER FUNCTIONS
The objective of the work presented in this paper is to develop analog circuits for nonlinear current transfer functions. The circuits should be as simple as possible, i.e., having a minimized number of basic units, with a view to minimizing the power dissipation and to facilitating their integration in electronic systems. To this end, as mentioned in Section 1, the proposed piecewise nonlinear approach is to approximate a target nonlinear transfer function by a combination of nonlinear pieces, instead of linear ones or linearized ones. A nonlinear piece can be produced by an analog building block involving nonlinear devices. In this aspect, one can have the following observations.
• A piece of nonlinear function can be approximated by a segment of another nonlinear function or by a number of segments of linear functions. In general, the approximation by the nonlinear segment produced by a single block is expected to result in a much simpler circuit implementation than that by the multiple linear segments.
• The characteristic of a nonlinear device does not have the same nonlinearity over its entire input range. For instance, the characteristic of a MOS transistor can be logarithmic or nearly-square-root, depending on the level of its voltage or current. In other words, the characteristic of such a device can be used to approximate, at one current level, a piece of logarithmic function, and also a square-root one when the current level is raised. Hence, it is possible to use one single block to generate two or even more pieces in different sections of its voltage or current range.
With the proposed piecewise nonlinear approach, one can minimize the number of the basic blocks to be employed by making good use of the device nonlinearity. In view of the targeted nonlinear current transfer functions, a current mirror can be considered as the basic building block producing nonlinear pieces.
A conventional current mirror performs a current scaling under its linear operation condition. Based on the principle of the piecewise linear approximation, one can use a combination of linear current mirrors to generate an arbitrary piecewise transfer function in order to synthesize nonlinear functions [13] . If current mirrors are used beyond the limit of the linear operation, they will be considered as nonlinear current mirrors and their current scaling factor will be input-current dependent. Incorporating a resistor in a linear current mirror can make a nonlinear current transfer to implement a gain control [5] . Nonlinear current mirrors can also be made resistor-free [3] [4] . Besides the prior knowledge about nonlinear current mirrors, there is a need to develop an effective method of modulating and segmenting nonlinear characteristics of current mirrors and those of the devices involved. In this work, the MOS current mirrors are used for the study of the nonlinearity of current mirrors.
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The block diagram of a MOS current mirror is shown in Fig. 1 . Each of the common-gate transistors, namely N 1 and N 2 , can be made to operate in either saturation or triode mode, if they are under the condition of strong inversion. The current mirror can have four different states, as shown in Table 1 , according to the operation modes of the two transistors. If both N 1 and N 2 operate in the saturation mode, the circuit will perform a linear scaling or linear transfer. In all the three other states, the scaling factor i OUT /i IN , or the derivative di OUT /di IN , is input-dependent, and each has a different dependency. Therefore, this current mirror is able to produce at least four very different pieces of current transfer characteristic in four different current ranges, respectively. It can be the case that two or more of these pieces are useful to form a nonlinear function. One can thus use a single current mirror to implement this function. It should be noted that, to perform a defined nonlinear function, when the level of the input i IN is changing from one section to another in its range, the current mirror should be able to switch itself from one state to another according to the arrangement of the pieces of the function. To make it happen, the transistors should be able to switch themselves from one operation mode to another in a "designed" manner. It is essential that they should be connected in such a way that the change of the operation mode is permitted. Fig. 2 illustrates three different configurations. The drain-gate short-circuit of the NMOS shown in Fig. 2(a) forces the transistor to operate only in the saturation mode. Contrarily, a series structure illustrated in Fig. 2 (b) or 2(c) makes it possible for each of the two transistors to operate either in the saturation or triode mode, depending on their drain voltages with respect to their gate and base voltages. These structures can thus be useful in the design of nonlinear current mirrors. It is known that, if the current of a MOS transistor is fixed, the drain-source voltage can determine the operation mode of the device. As shown in Fig. 3 , the operating points Q 1 and Q 2 are given by the same current i IN , but the drain-source voltages, namely v DS1 and v DS2 , make one in the saturation region and the other in the triode one. In the structure shown in Fig. 2 To be more specific, let us look at the following two cases to see how the state of the structure shown in Fig. 2 • Case 1: Modifying W/L ratio of N to be larger, while the gate-source voltages and the W/L ratio of P are kept the same, will lead to a decrease in v D , due to a temporal increase of the NMOS current during the transient period, and the state of the circuit will be changed to "P in the saturation mode and N in the triode mode" when the new current equilibrium is reached with i IN of the same level. Then, as long as i IN is equal or lower than that given level, the transistors will be automatically driven to this state.
• Case 2: Increasing the gate-source voltage of N, while the gate-source voltage of P and the two W/L ratios are kept the same, will make the structure enter the same new state as that described in Case 1. Fig. 3 . Characteristics of a NMOS transistor. When a current iIN is injected to the transistor, the transistor can be set up to operate at Q1 or Q2, visibly depending on its drain-source voltage vDS. The derivative diN/dvDS at Q1 is much greater than that at Q2.
It should be noted that a change of the state in the structure of two MOS transistors connected in series results in a change of the nonlinearity of the characteristic of the nonlinear circuit in which the transistors are incorporated. Hence, an input current level that makes such a change is at the joint point of two adjacent nonlinear pieces of the target nonlinear function.
Between the two determining elements mentioned above, i.e., the gate-source voltage and the geometrical parameters of the transistors, the gate-source voltage may be more explorable as it can be made variable after the circuit fabrication, providing the users with a possibility of modifying the circuit function. Moreover, the voltage can be adjusted by applying another signal at the node, which makes it possible to modulate the nonlinear function in an adaptive manner. This gives the potential of implementing a sophisticated function in a simple circuit. In the following section, design examples of nonlinear current mirrors are presented. Each example involves one or more series structures shown in Fig. 2 and is of single-current-mirror circuit, i.e., only one current mirror being used to generate the needed pieces for a target nonlinear function. The description of the each design is followed by the presentation of the simulation results of the circuit.
DESIGN EXAMPLES
In this section, a couple of current mirror circuits are presented to demonstrate that the proposed piecewise nonlinear approach can be applied to implement nonlinear current transfer functions. It is also to illustrate that a single current mirror can be used to implement a nonlinear current transfer function by incorporating a series structure shown in Fig. 2 (b) and/or 2(c). Moreover, by changing the connection of the series structure, one can alter the transfer function to suit another application. The simulation results of the circuits, by HSPICE unless otherwise specified, are also presented. As the currents in the design examples vary in a relatively wide range, they are displayed in a logarithmic scale. The transistor models used in the simulation are of a 0.18 µm CMOS technology and the supply voltage is 1.8 V.
Current amplification/attenuation circuit
It is often desirable, in analog signal processing circuits, that the ratio i OUT /i IN is high for a current amplification when i IN is weak, and gets lowered, when i IN becomes stronger, for an attenuation so that the circuit is not saturated. Such a function is particularly useful when adaptive characteristics of signal transfer are needed. The circuit for this function can be based on the structure shown in Fig. 1 [10] , if the NMOS pair N 1 and N 2 are made to operate as follows.
• In case that i IN is high, both N 1 and N 2 are in the saturation N1 , i OUT will be an attenuated version of i IN .
The two transistors behave like a conventional current mirror for a linear down-scaling with the ratio i OUT /i IN < 1.
• If i IN is high, the transistors in the circuit shown in Fig. 4 (a) will be in strong inversion. As v GSN = v SGP = v G and |V tp |, the threshold of P, is greater than V tn of N 1 , the condition to make In case of a weak i IN , the transistors are in weak inversion and have exponential characteristics. The following equations are used to calculate the currents i N and i P [8] .
where Summarizing the analysis presented above, to make the nonlinear current mirror illustrated in Fig. 4 (a) operate as a current amplifier/attenuator, the transistors N 1 and P should satisfy the conditions β p >> β n and
The former is to make for the current amplification/attenuation. As µ n /µ p >> 1, β n /β p >> 1 can be easily made without a significant size difference of the devices P 1 and N. Please also note that in this version, it is the transistor N that has the body effect, and the numeric value of (V Mn -|V Mp |) is, in general, smaller than that of (|V Mp | -V Mn ) in the circuit shown in Fig. 4(a) . Thus, the conditions can be satisfied in a wide range of the input current, without need of an excessive difference in W/L ratio between the NMOS and PMOS transistors.
It should be noted that the gate voltage of P in Fig. 4 (a) and that of N in Fig. 4 (b) are connected to V SS and V DD , respectively.
They can, however, be set up at other voltage levels, or adjusted by another signal, to modulate the characteristics of the circuits.
The circuit shown in Fig. 4 (b) has been simulated to validate the function. The DC characteristics of the circuit, when the transistor size ratios are specified in Table 2 , are shown in P1 . These characteristics demonstrate that the circuit shown in Fig. 4(b) performs a current amplification when the input current is at the lower side of the range, and an attenuation if the input is in the upper side. The nonlinear current mirror illustrated in Fig. 4(b) can be used for a special signal transfer. The circuit illustrated in Fig. 6 is a current-to-voltage converter, in which the PMOS version of the current mirror, consisting of the three transistors placed within the red dashed frame, is incorporated. The input current i IN varies over a dynamic range of more than five decades. The conversion is based on a low-pass current filtering performed by the 5 transistors, namely N 1 , N 2 , N 3 , P 3 , and P 4 , and the time constant of this filtering structure is determined by the transconductance of P 3 and the capacitance at the the common-gate of P 3
and P 4 [12] . The dynamic range of the 5-transistor converter is, however, not much more than three decades, without a large capacitor at the common-gate. To solve the problem of this "mismatch" of dymanic ranges, i IN is applied to the current mirror having the current transfer characteristic illustrated in Fig. 5 . This current transfer is to make the input current amplified if it is in the lower section of the input range and attenuated if it is in the upper section so that the dynamic range of the current will be reduced, without losing its signal variations, to match that of the current filter. The transistor N BP is normally off. However, if i IN is strong enough to make its gate-source voltage (V DD -v G ) to reach a predefined level, N BP will be conducting to reduce the current i N so that v G will not be too low for the current mirror to operate normally. The waveforms presented in Fig. 7 illustrate how the circuit shown in Fig. 6 functions when a varying input current is applied, with the transistor size ratios specified in Table 3 . The voltage v D is high when i IN is in the lower side of its range, implying that P 1 operates in the triode mode for the current amplification, and it is low when i IN is in the upper side of the range. It is observed that, by means of the current transfer provided by the nonlinear current mirror, the dynamic range of i OUT is much smaller than that of i IN while the current variations are however transmitted, enabling the low-pass filter to convert i OUT to v OUT easily. Without this nonlinear current transfer, the low-pass current filter would need a large capacitor given by a source-drain-shorted MOS gate sized 20 µm x 20 µm placed at the common-gate of P 3 and P 4 to do the same conversion [12] . Fig. 7 . Simulation waveforms of the circuit illustrated in Fig. 6 , when the transistors are sized as those shown in Table 3 . The input current iIN varies from 4 nA to 0.4 mA, the magnitude of the signal variation is 10% of the DC level and the frequency is 1 MHz. The currents are displayed in a logarithmic scale.
Current scaling and clamping
In the nonlinear current mirror shown in Fig. 8 , the transistors N 1 and P 1 operate in the saturation region, but the operation mode of N 2 and that of P R depend on the input current i IN . Let V P to be fixed at a low voltage level. There will be the two cases.
• If i IN is weak, v G will be low. Assuming that both N 2 and P R are initially in the saturation mode, the low v G and low V P will cause a transient current difference (i P -i N ) > 0, raising v D and making N 2 operate in the saturation mode and P R in the triode mode when the steady state is reached. In this case, the circuit performs a "linear" scaling, i.e., i N being "linearly" proportional to i IN and determining i P and i OUT . It should be mentioned that i P has an upper limit I Pmax , determined by (V DD -V P ), the sum of the source-gate voltage of P 1 and that of P R , if their W/L ratios are given. When both P 1 and that of P R are in the saturation mode, i P = I Pmax .
• If i IN is high enough to make i P reach the level of I Pmax , any further increase of i IN will lead to the triode operation of N 2 while i N is at its upper limit imposed by i P , i.e., i N = i P = i Pmax .
Therefore, the current mirror performs a "linear" scaling in the lower part of the input range and a current clamping in the upper part. The clamping level is determined by the voltage V P and the W/L ratios of the transistors. It should be noted that a higher V P results in a smaller source-gate voltages of P R or P 1 , thus lowering the upper limit of i P and i N . i.e., a lower clamping level. µA and vD is low to drive N2 in the triode region.
The DC characteristics illustrated in Fig. 9 The circuit shown in Fig. 8 can have different applications. For example, it can be used for a conditional current signal transfer. The input current signal will be transferred to the output if it varies at a DC current level in the lower section of the range, otherwise the current variation will be eliminated. The circuit can also be used to generate a variable biasing current for a voltage amplifier to extend its operation range and/or to make the gain variable.
Current mirror having a transfer function of double-side derivatives
The derivative di OUT /di IN of a nonlinear current mirror is input-dependent. In the current amplifer-attenuator shown in Fig. 4(a) or (b), it changes from di OUT /di IN > 1 to di OUT /di IN < 1 when the input current increases. Fig. 10 shows another nonlinear current mirror that gives di OUT /di IN > 0 or di OUT /di IN < 0, depending on its input current. The structure of this circuit is different from that shown in Fig. 8 by the short-circuit between the gate of the PMOS P R and the NMOS common-gate v G . This connection makes the "algebraic" sum of the gate-source voltages of the transistors, namely N 1 (or N 2) , P 1 and P R , equal to a fixed value V DD , expressed as
and the consequence of this voltage reduction can be one of the following two scenarios, depending on the input current level and the state of N 2 and P R , while N 1 and P 1 are hard-wired to operate in the saturation mode.
• If i IN increases from the lower end of its range, the operating point of P R will move from the triode region towards the saturation region while i OUT is increasing. When P R is driven to change its operation mode to the saturation, i OUT will be shifted left-or-rightwards if the voltage or a transistor parameter gets changed. Moreover, as mentioned above, the state of P R and N 2 simultaneously being in the saturation mode is unstable, and V DD should be large enough to satistfy the condition that
is in the triode mode. If V DD is reduced, one may increase the W/L ratios of the transistors so that for the same current the gate-source voltages will be reduced to satisfy the condition. One can also use the complementary version of the circuit so that there will be one PMOS and two NMOS transistors in series, instead of one NMOS and two PMOS ones, in the right side of the current mirror, to reduce the "algebraic" sum of the three gate-source voltages.
The circuit shown in Fig. 10 has been simulated. Fig. 11 illustrates the characteristics of the circuit that confirm the circuit function of the double current derivatives in different parts of the input range, as described in the preceding paragraphs. The current transfer characteristic of the double-side derivatives can be used in signal processing or communications to transmit current variations in a special manner. For example, two current signals differentiate themselves by their distinguished DC levels, which can be a case of currents generated by different sensors, and they are merged to be transmitted by a single channel, while one of them needs a phase shift of 180 degrees and the other does not. The simulation result illustrated in Fig. 12 shows that the circuit shown in Fig. 10 can be used to implement such a function. It performs a current signal transfer without inversion if i IN is below I IN-P , otherwise with an inversion. In such an application, the input signal should be biased well below or above I IN-P , to avoid the point of di OUT /di IN = 0. Fig. 12 . Simulation waveforms of the circuit illustrated in Fig. 10 . The waveform of iIN is printed in red (or gray if printed in white/black) and iOUT in black. The variation of iOUT is in the opposite direction compared to that of iIN when the DC level of iIN is high.
Modulations of the current transfer characteristics
In the designs presented in the preceding sub-sections, one of the two common-gate transistors is replaced by the series structure of two transistors shown in Fig. 2 (b) in order to modulate the drain voltage of one of the common-gate transistors. Fig.   13 illustrates another current mirror in which each of the common-gate NMOS transistors, namely N 1 and N 2 , has a PMOS transistor connected to its drain node to make both drain voltages modulatable. The gate of P R in Fig. 13 is short-circuited to v G , like that in the circuit shown in Fig. 10 , making the source-gate voltage of P R decrease while i IN is increasing. The gate terminal of P is reserved for the connection to a fixed or varying voltage to control the drain voltage of N 1 , which is different from the circuit illustrated in Fig. 10 . The circuit illustrated in Fig. 13 has been simulated with two different settings of the transistor W/L ratios specified in Table 4 , while v PM = 0 V. When all the transistors are equally sized, its characteristics obtained are illustrated in Fig. 14 . Due to the difference between µ n and µ p , and the body effect in the transistor P, the current driving capacity of N 1 is much stronger than that of P, making v D1 very low over the entire input current range, as shown in Fig. 14, and N 1 to operate in the triode mode. In this case, for a given input current, v G needs to be higher than that in case of N 1 operating in the saturation mode. This higher v G enhances i N , reduces source-gate voltage of P R , weakening i P , and consequently results in a very low v D2 . Hence, N 2 is made to operate in the triode mode and P R in the saturation mode, which makes the state in which an increase of i IN causes a decrease of the current in P R , i.e., di OUT /di IN < 0. The circuit has a similar current transfer characteristic as that in the upper section of the input current range shown in Fig. 11 . Because the current driving capacity of N 1 is made stronger than that of P, N 1 can not be in the saturation mode and it is thus impossible for the circuit to be a "linear" current mirror, regardless the input level. If the transistors in Fig. 13 are sized as those shown in the right column of Table 4 , the circuit characteristics obtained by the simulation are illustrated in Fig. 15 . The transistors P, P R and P 1 are made much wider than those in the previous case to improve the current driving capacity of the PMOS devices. Also, for a given current, their source-gate voltages are reduced, leading to a lower v G and higher v GP , i.e., a larger source-gate voltage of P R to enhance i P . In the lower part of the current range, the voltage v D2 is high, as shown in Fig. 15 Fig. 15 . Fig. 15 . DC characteristics of the circuit shown in Fig. 13 when the W/L ratios of the PMOS transistors are much larger than those of the NMOS ones, specified in the right column of Table 4 , and vPM = 0 V.
Also, as the current in a MOS transistor is sensitive to the gate voltage, adjusting v PM in the circuit shown in Fig. 13 can result in a change of the current and then the drain voltage in order to modulate the current transfer characteristics. Fig. 16 illustrates the characteristics obtained with three levels of v PM when the transistors are sized as specified in the right column of Table 4 . In case of v PM = 0 V, the characteristics are identical to those illustrated in Fig. 15 as the circuit is simulated under the exactly same conditions. If v PM is fixed at a higher level, v G will have to be higher for the transistor P to accommodate the same current, enhancing i N and reducing (v GP -v G ), the source-gate voltage of P R , i.e., weakening i P . Thus, by raising v PM , the state of triode-N 2 and saturation-P R will be set up at a lower level of i IN , which makes the current transfer characteristic shift leftward, as shown in the circuit function will also be made to vary with it, which may provide the designers with a simple way of implementing sophisticated functions. The current transfer characteristics of the nonlinear current mirrors presented in this paper are implemented by means of controlling the drain voltages of the common-gate transistor pair. In the examples presented above, this control is done by using the series PMOS-NMOS structure. It should be noted that varieties of structures can also be explored to have different ways of control in order to implement different functions. and higher v G will be, which makes the characteristic curve shift leftward, as shown in Fig. 18 . 
Comments on the design examples
The design examples presented in the preceding sub-sections demonstrate how nonlinear current transfer functions can be implemented in nonlinear current mirrors by using the proposed piecewise nonlinear approach. One can have the following comments.
• In each of these examples, a sole nonlinear current mirror, with or without an additional transistor for the current output, is made to have a particularly nonlinear current transfer characteristic. The nonlinear curve is a combination of nonlinear pieces generated by the same current mirror, instead of different circuit blocks.
• As the pieces of the curve are produced by the same transistors in different segments of the input range, there is no discontinuity from one piece to another in the nonlinear curve.
• The design examples have showed the implementation of a limited number of nonlinear functions. Based on these, one can generate more functions by combining some of them. One can also add current sources to generate other nonlinear functions.
For example, combining the circuit shown in Fig. 10 with a current source producing I DC can generate a V-shaped transfer characteristic, if the combination makes I DC -i OUT .
• any value between 0.84 µA and 1.6 µA. Thus, without any compensation, it is impossible to get a uniformed performance if such a current mirror is implemented in different locations of a circuit space, and it can not be used in a place where the characteristics need to be matched or the operation precision is critical. It should, however, be noted that, in case of the circuit shown in Fig. 17 , as the gate voltage v NM is used to shift I IN-P , as illustrated in Fig. 18 , the dispersion of I IN-P can be reduced by applying a signal generated by the difference between the desired value of I IN-P and actual one, based on which a compensation technique is currently being developed. In summary, the main advantage of the nonlinear current mirror circuits designed with the proposed piecewise nonlinear approach is the simplicity that can lead to a small circuit space and thus small capacitances to achieve a high speed, with a given level of the operating currents, and low power dissipation. The quantitative performance assessment will be done in a later stage of the design. The most notable drawback is the operation accuracy, like other analog circuits operating based on the device characteristics. Hence the development of the compensation techniques to be used to correct effectively some of the errors are in progress.
CONCLUSION
In this paper, a piecewise nonlinear approach to the design of nonlinear circuits has been proposed. Using this approach, the nonlinear function is implemented by means of merging nonlinear pieces of circuit characteristics given by analog blocks. The pieces are produced based on the nonlinear characteristics of the devices employed, namely MOS transistors at the present time.
As the characteristic of one analog block can exhibit different nonlinearity in different sections of its input range, it is possible to use one single block to produce the multiple nonlinear pieces of a target function.
The application of this approach has so far been focused on the implementation of nonlinear current transfer functions in current mirrors. The current transfer characteristic of a current mirror has a strong dependency on the input current when at least one of the transistors employed operates out of the saturation mode. A method for controlling the operation modes of the transistors has been proposed. It is to use a series structure of two transistors and to make the drain voltage of one of them current-dependent in a desired manner by means of adjusting the current driving capacities of the two transistors. By incorporating such a structure into a current mirror, the current transfer characteristic can be changed to approximate the target nonlinear function.
Several nonlinear circuits have been designed. Each of them is based on a single current mirror, and consists of a very small number of transistors. It has been demonstrated that various nonlinear functions can be implemented in circuits of single-currentmirror. Each of the designed circuits has been simulated with the device models of a CMOS 0.18 µm technology. Although the results obtained are more "qualitative", it has been confirmed that the proposed approach can be effectively used to design nonlinear circuits of very simple structure, which is very promising for a great facility of integration and for low-power applications. . Also we assume that 1+ λv DS is close to unity and the threshould voltage of P 1 is equal to that of P R , i.e., ܸ ௧_ଵ ≅ ܸ ௧_ோ = ܸ ௧ .
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